

## United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

				,,
APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
08/650,719	05/20/1996	JEFFREY S. MAILLOUX	95-0653	2941
21186	7590 11/04/2003		EXAMINER	
SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A.			KIM, HONG CHONG	
P.O. BOX 2	938 OLIS, MN 55402		ART UNIT	PAPER NUMBER
MINNEAR	OLIS, MIN 33402		2186	
			DATE MAILED: 11/04/2003	, 44

Please find below and/or attached an Office communication concerning this application or proceeding.

,·	Application No.	Applicant(s)	
Advisory Action	08/650,719	MAILLOUX ET AL.	
\$	Examiner	Art Unit	
<b>4</b> 7	Hong C Kim	2186	
The MAILING DATE of this communication appe	ars on the cover sheet with the c	orrespondence addi	ess
THE REPLY FILED 16 October 2003 FAILS TO PLACE Therefore, further action by the applicant is required to average final rejection under 37 CFR 1.113 may only be either: (1) condition for allowance; (2) a timely filed Notice of Appeal Examination (RCE) in compliance with 37 CFR 1.114.	oid abandonment of this applicated at the same of the	ition. A proper reply	to a tion in
PERIOD FOR RE	PLY [check either a) or b)]		
a) The period for reply expires 6 months from the mailing date b) The period for reply expires on: (1) the mailing date of this A no event, however, will the statutory period for reply expire I ONLY CHECK THIS BOX WHEN THE FIRST REPLY WAS 706.07(f).  Extensions of time may be obtained under 37 CFR 1.136(a). The fee have been filed is the date for purposes of determining the period of fee under 37 CFR 1.17(a) is calculated from: (1) the expiration date of the control	Advisory Action, or (2) the date set forth ater than SIX MONTHS from the mailing is FILED WITHIN TWO MONTHS OF The date on which the petition under 37 CFI of extension and the corresponding amount the shortened statutory period for reply the later than three months after the mail	g date of the final rejection IE FINAL REJECTION. R 1.136(a) and the apprount of the fee. The appropriginally set in the final (	on. See MPEP  opriate extension opriate extension Office action; or
1. A Notice of Appeal was filed on Appellant's  37 CEP 1 193(a) or any extension thereof (37 CEP).	Brief must be filed within the pe		
37 CFR 1.192(a), or any extension thereof (37 CFF 2. ☐ The proposed amendment(s) will not be entered be		trie appeai.	
(a) ☐ they raise new issues that would require further		NOTE below	
(b) they raise the issue of new matter (see Note b	· ·	see NOTE below);	
(c) ☐ they are not deemed to place the application in	·	rially reducing or sin	anlifiting the
issues for appeal; and/or	Thetter form for appear by mater	hally reducing or sin	ipiliyilig tile
(d) they present additional claims without canceling NOTE:	ng a corresponding number of fi	nally rejected claims	<b>S</b> .
3. Applicant's reply has overcome the following reject	ion(s):		
4. Newly proposed or amended claim(s) would canceling the non-allowable claim(s).	be allowable if submitted in a se	parate, timely filed a	amendment
5. ☐ The a) ☐ affidavit, b) ☐ exhibit, or c) ☐ request for application in condition for allowance because: See	reconsideration has been consideration Sheet.	dered but does NOT	place the
6. The affidavit or exhibit will NOT be considered becaraised by the Examiner in the final rejection.	ause it is not directed SOLELY to	o issues which were	newly
7. For purposes of Appeal, the proposed amendment explanation of how the new or amended claims we			nd an
The status of the claim(s) is (or will be) as follows:			
Claim(s) allowed:			
Claim(s) objected to:			
Claim(s) rejected: <u>1-9,33-35,46,48-50,59-61,63 and 6</u>	<u>54</u> .		
Claim(s) withdrawn from consideration:	•		
8. The proposed drawing correction filed on is	a)□ approved or b)□ disappı	oved by the Examir	ier.
9. $\square$ Note the attached Information Disclosure Statemen	nt(s)( PTO-1449) Paper No(s)	·	
I0.⊡້ Other:			
Patent and Trademark Office OL-303 (Rev. 04-01) Advise	ory Action (d	Part	of Paper No. 44

U.S. Patent and Trademark Office PTOL-303 (Rev. 04-01)

i 🔒 🔏

· **\*** 

Continuation of 5. does NOT place the application in condition for allowance because: Applicant's argument on page 5 that improper rejection of claim 61 under 35 U.S.C. 112, first paragraph, as containing subject matter which was not described in the specification is not considered persuasive.

At page 5, applicant argues that the specification describes claimed limitation of "while in the burst mode of operation, generating at least one subsequent internal address patterned after the initial external address provided while in the pipelined mode of operation", however, the examiner could not find support for this limitation. Also page 27 lines 5-11 only describes individual burst mode operation not while in the burst mode of operation, generating at least one subsequent internal address patterned after the initial external address provided while in the pipelined mode of operation as claimed in the application.

Applicant's argument on page 7 that the reference does not disclose selecting between a burst mode and a pipeline modes of operations is not considered persuasive.

"The current invention include a pipelined architecture where memory access are performed sequentially" (col. 5 lines 43-49 in Manning) and "switching between burst EDO mode and standard EDO mode" (see col 6 lines 14-16 & Fig. 1 and col. 7 lines 44-55 in Manning) read on this limitation, in other words, in order to work in a standard EDO memory including a pipeline architecture, one has to select pipeline mode. Also it is well known in the memory art that the pipelined memory architecture provides speed advantages by enabling more than one memory read, memory write, memory address input, memory data input or memory data output to be processed simultaneously. In other words, the pipeline architecture advantage in a memory effectively hides memory wait state, specifically this is accomplished by overlapping memory operations using a pipe. Another advantage that the pipelined memory architecture has over the parallel read and write architecture is a reduction in required circuitry. In particular, the parallel architecture requires two sample-and-hold circuits (one in each buffer) per read or write circuit. The pipelined architecture requires only a single sample-and-hold circuit per read or write circuit. Thus, the pipelined architecture can reduce circuit cost by decreasing the required integrated circuit area. Therefore, given the teachings of above reference one of the ordinary skill in the art at the time the invention was made would have been lead to an obvious fashion to provide a pipelined EDO mode circuitry since Manning discloses that the current invention include a pipelined architecture (col. 5 lines 43-49) which would increase accessing speed.

Applicant's argument on page 8 that the reference does not disclose a mode circuitry, a buffer storing an address, a counter, and an EDO is not considered persuasive.

Manning discloses mode circuitry (col. 6 lines 14+), a buffer storing an address (Fig. 1 Ref. 18), a counter (Fig. 1 Ref. 26), and an EDO (col. 6 lines 21-22)..

HONG CHONG KIM PRIMARY EXAMINER